Physics of high-frequency operation in silicon MOSFETs by Chang, Richard T. (Richard Tzewei), 1975-
Physics of high-frequency operation in Silicon
MOSFETs
by
Richard T. Chang
Submitted to the Department of Electrical Engineering and Computer
Science in Partial Fulfillment of the Requirements for the Degree of
Master of Engineering in Electrical Engineering and Computer Science
at the Massachusetts Institute of Technology
May 20, 1998
@ Copyright 1998 Richard T. Chang. All rights reserved.
The author hereby grants to M.I.T. permission to reproduce and
distribute publicly paper and electronic copies of this thesis
and to grant others the right to do so.
Department of Electrical
.. ....... ............. ..... ........ °..... .....
Engneering and Computer Science
May 20, 1998
Certified by .... ................................................
Professor
Jesus del Alamo
Thesis Supervisor
A ccepted b y ............................ .L .....-------------- ---- r------ -----
Arthur C. Smith
Chairman, Department Committee on Graduate Theses
JUL141998
LIBRARiES
Author
Physics of high frequency operation in silicon MOSFETs
by
Richard Chang
Submitted to the
Department of Electrical Engineering and Computer Science
May 19, 1998
In Partial Fulfillment of the Requirements for the Degree of
Master of Engineering in Electrical Engineering and Computer Science
ABSTRACT
As technology continues to advance, the values of the current-gain cut-off fre-
quency, fT, in silicon MOSFETs are improving. However, the values of the unilateral
power gain cut-off frequency, fma, remain relatively low. This is problematic because
fmax is important for radio/microwave frequency applications. This thesis describes a
Computer-Aided-Design (CAD) environment which assesses fma in MOS transistors and
identifies which parasitics are hindering fma. We have found that, for a state-of-the-art
digital n-MOSFET device with a channel length of 0.1 microns, the most influential para-
sitic component is the gate resistance. Of next critical importance are the output resistance
and overlap capacitance. We have also found that silicon-on-insulator (SOI) MOSFETs
exhibit degraded high frequency potential due to their floating body. Their lower junction
capacitance has a minimal positive impact on fma-
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Chapter 1: Introduction
Silicon is the most popular material for today's integrated circuits because of its
low cost and wide spread use. It has traditionally been considered to be too slow for appli-
cations operating in the Gigahertz frequency range. Thus, faster, yet more expensive, sub-
strates, such as Gallium Arsenide, have been necessary for high-frequency applications.
A good example of this need is that cellular phones utilize silicon chips for the bulk of the
signal processing circuitry, and use Gallium Arsenide chips for the high-speed transmis-
sion and reception of signals. However, as silicon MOSFETs become faster due to device
scaling, they may be a viable solution to high-frequency applications in Gigahertz fre-
quency range.
Device scaling has certainly improved the operating speed capability of silicon
devices. One indication of this advancement is the improving unity current gain cut-off
frequency, fT. This is a measure of the high-frequency current amplification of the device.
This number is often accompanied by the maximum frequency of oscillation, fmax, which
is a measure of the high-frequency power gain. Together, these two figures of merit pro-
vide circuit designers with a description of the high-frequency potential of a device.
Currently, we have silicon MOSFETs with good fT (-100 GHz), but with much
lower fmax (-30 GHz) [1]. The high fT's show good promise for radio and microwave fre-
quency applications, but circuit designers also want high fmax values. While fT is largely
predetermined by the limits on gate length and oxide thickness of the device, fmax can vary
greatly depending on a greater range of factors that include layout geometry and parasitic
elements. It is the goal of this project to investigate methods of improving fmax in silicon
MOSFETs.
In this thesis, we begin, in Chapter 2, by exploring the meaning behind fT and fmax"
The chapter also discusses how to experimentally gather these measurements. Addition-
ally, one may estimate these numbers from the device parameters. In the following chap-
ter, we examine the software tools that allow us to obtain the relevant high-frequency
information from a variety of devices.
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Using that solid foundation, we are ready to evaluate the high-frequency performance of
silicon MOSFETs by examining the fmax of a device. In Chapter 4, I will discuss the relative
influence of various device parameters on fmax. In addition, I will examine the current trends in
MOSFETs and suggest what changes may become necessary to enhance the fmax of silicon
device. The following chapter explores an interesting application of this fmax analysis. We dis-
cuss the relative high frequency performances of bulk and SOI devices. In this context, the impor-
tance of the junction capacitance is evaluated. Finally, the major points of this thesis will be
recapped in Chapter 6.
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Chapter 2: The Fundamentals of fT and fmax in silicon
MOSFETs
fT and fmax are two widely used figures of merit for high-frequency characteriza-
tion of devices. This chapter will begin by explaining the significance of these two param-
eters. Then, a method of calculating these metrics from S-parameters measurements will
be described. Finally, a small-signal equivalent circuit model of a MOSFET will be intro-
duced. This will enable us to look critically at different device parameters and evaluate
their impact on fT and fmax.
2.1 Definition of fT and fmax
fT and fmax are small-signal figures of merit that provide information about the
suitability of a device for high frequency operation. They can be extracted from S-param-
eter measurements performed using a network analyzer. This instrument measures the
two-port scattering parameters (S-parameters) of a device using the gate-source terminals
as the input port and the drain-source terminals as the output port (Fig. 1).
Gate Drain
Source/bulk
Fig. 1: 2-port representation of device.
The S-parameters can be converted into admittance parameters (Y-parameters) using the
formulas given in Table 1, where Yj is the 2-port admittance matrix parameter and Sij is
the 2-port scattering matrix parameter, with index i indicating the output port and index j
indicating the input port. Yo is the characteristic admittance of the wires of the measuring
equipment [2]. It is often easier to think in terms of Y-parameters rather than S-parame-
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ters because Y-parameters are direct relations between the current and voltage at the ports,
whereas S-parameters are mathematical manipulations that are easier to directly measure.
Table 1: Conversion from S-parameters to Y-parameters for a 2-port network
(1 - S,)(1 + S22) + S12S 21  -2S12
Y1 = (S,1 + 1)(S 22 + 1)- S12S 21  Y12 (S,1 + 1)(S22 + 1) - S 12S 21
-2S21 (1 + S, )(1 - S22 ) + S12S21
21 (S11 + 1)(S22 + 1) - S12S21 22 (Sl + 1)(S22 + 1)- S12S21
Otherwise, the current gain with the output port shorted to ground can be calculated by
using the following formula, which is in terms of S-parameters:
-2S21
n21 kI)
This is graphically depicted in Figure 2. In MOSFETs, at high frequencies and when the
gain is greater than one, the current gain is inversely proportional to frequency. fT is
defined as the frequency at which the current gain is unity or 0 dB.
Iout
Fig. 2: Graphical depiction of current gain of a 2-port network.
In a similar fashion, the unilateral power gain is defined with the input and output
ports conjugately matched and the feedback parameter neutralized to zero. It may be
computed by using the following formula [2]:
2I S21/S12 112
U = klS 2 1/S 1 2 1- Re { S 2 1/S 12
where k is the stability factor, defined as:
(2)
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(1 - S,11)(1 + S22) + S12S21'
1 - IS,,1_j-S22 2+ ISIS22 - S12S21 2
k = (3)
Much like the current gain, in MOSFETs, at high frequencies, this gain is also inversely
proportional to frequency, and fmax is defined as the frequency where the unilateral power
gain becomes unity.
These are ideal circumstances; devices rarely operate under these conditions when
implemented into a circuit. However, these benchmarks establish the high-frequency
potential of a device and are useful in giving circuit designers an idea of the maximum fre-
quency capability of devices.
2.2 High-frequency Measurement
Measurement of fT and fmax is by no means trivial. At high frequencies, the para-
sitics of the experimental setup are large enough to become significant. Only by using
specialized high-frequency probes and calibration techniques can the influence of these
parasitics be minimized.
To measure the S-parameters of a single device, a probe station is equipped with
microwave probes that are connected to a network analyzer (HP8720) and a semiconduc-
tor parametric analyzer (HP4145B). The 4145B provides the bias voltages, while the
8720 measures the S-parameters over a wide range of frequencies (100 MHz to 20 GHz).
Then, a single device, outfitted with contact pads, can be individually tested. The mea-
surements are then de-embedded from the parasitic effects of the probes and contact pads,
by means of calibration, so that information about the intrinsic device may be obtained.
This involves measuring data for an open test site in which the metal pads are present, but
there is no actual device [3]. Even still, if these parasitics are too large, then the cancella-
tion process becomes ineffectual and the subsequent measurements tend to be very noisy.
It is best to minimize these parasitics when initially designing the device layout.
An example of these measurements, shown in Fig. 3, is plotted, in general, on a
semi-log scale. For each metric, the data is extrapolated to 0 dB, since the equipment is
not capable of reaching the frequency where the gain is unity. This extrapolated line
should have a slope close to -20 dB per decade of frequency. At the selected bias point,
this particular device has an fT of approximately 120 GHz and an fmax of approximately
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70 GHz.
25
m
- 20
(.9
10 100
Frequency [GHz]
Fig. 3: Dependence of current gain and unilateral power gain on frequency of a fabricated device.
2.3 Analytical approximations for fT and fmax
It is useful to extract an AC equivalent circuit model when characterizing a device
technology. Then, one can derive an analytical expression for fT and fma by writing the
two-port S-parameters in terms of circuit elements. This is accomplished by applying the
S-parameter formulas (Eqs. 1 and 2) to the circuit model and solving for the case when the
gain is equal to unity. After simplifying the equations by making suitable approximations,
one arrives at a useful analytical first-order approximation for fT and fmax. Figure 4 shows
such an equivalent circuit model that incorporates circuit elements and may be used as the
basis for deriving an approximate analytical expression.
These estimates provide valuable insight into this figure of merit. In terms of
equivalent small-signal circuit model elements, the unity current gain is given by [4]:
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fT = 2 17(Cgs + Cgd) '
where gm is the transconductance, Cgs is the gate-source capacitance, and Cgd is the drain-
gate capacitance. Similarly, to the first order, fmn is given analytically by [4-7]:
fmax =
fT
SR +Rs +Ri
2 R + 2 tfTCgdRgRout
(5)
where Rout is the output resistance, and Rg, Rs, and Ri are the gate, source, and channel
resistances, respectively.
Gate Rg CgdDrain
+II
Rgs V CC
RmV Rout T Cds
Ri
Rs
Source
Fig. 4: Equivalent circuit model for derivation of fT and fmax formulas.
These formulas also prove to be very useful in examining more complex circuit
models of a MOS device, as we shall see in succeeding chapters. In the process of evalu-
ating the relative importance of each parameter, we will then also assess the accuracy of
these formulas.
Figure 5 shows a block diagram of the basic strategy of how one can start with a
device and characterize it by measuring fT and fma. Next, one can extract an equivalent
circuit model and obtain fT and fmax as a function of various device parasitic circuit ele-
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(4)
ments. These analytical equations can then be used as aids in device characterization and
design. For example, one may be able to pinpoint the strengths and weaknesses of silicon
MOSFETs in high-frequency applications to specific device attributes, such as output
resistance or junction capacitance, rather than more obscure, less intuitive, S-parameters.
DEVICE
I
3-D S-parameters ---- f fmax
equivalent
circuit model
fT fmax =f (Rg, Cgd, Rout,..)
Fig. 5: Block diagram denoting fundamental aspects of fT and fma
2.4 Conclusion
In this chapter, we have established some basic ideas regarding fT and fmax. First,
the S-parameters are measured using high-frequency equipment and calibration tech-
niques. From S-parameters, the unity current gain and the unilateral power gain may be
extracted, so that fT and fmax can then be extrapolated. In addition, based on these S-
parameters, an equivalent circuit model of a device may be extracted. This model helps to
distinguish how different aspects of a device affect fmax
In the next chapter, I will introduce a simulation environment that allows for esti-
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mation of fT and fmax based on a physical description of the MOSFET. In addition, I will
expound upon the circuit extraction process.
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Chapter 3: Computer Aided Design (CAD) Framework
In order to determine which characteristics of a device are key to obtaining a high
fmax, it would be ideal to have tens of thousands of fabricated test devices with varying
widths, channel lengths, and other relevant device parameters. However, fabricating such
a wide array of individual test devices is expensive. Additionally, the turnaround time
between design and fabrication of a chip is on the order of months. A quicker, more prac-
tical, and more economical method of analyzing and designing devices is to use computer
simulation tools. This chapter provides a detailed illustration of the tools used in this eval-
uation. Since three-dimensional device level simulations are difficult and computationally
very expensive, the modeling is broken into two parts: first, the two-dimensional cross-
sectional behavior of the device is simulated, and second, the key three-dimensional para-
sitic effects are added. Afterwards, a small-signal equivalent circuit is extracted. This
simulation framework will be validated by comparison with experimental data.
There are many other compelling reasons to use a Computer-Aided-Design (CAD)
environment. It provides a convenient way to examine devices without many of the com-
plications of dealing with actual hardware. It also eliminates doubt and ambiguity due to
processing variations; the doping profile can be known with certainty, the gate oxide
thickness is uniform and without defects, and the channel length can always be ascer-
tained. These traits are even more beneficial when making comparisons between devices.
For example, one can evaluate devices with different channel lengths in a controlled envi-
ronment.
However, the simulator cannot replace measurements of actual fabricated devices.
After all, the models are far from perfect. The mobility modeling is especially suspect; in
my experience, it often does not have the proper vertical electric-field dependency.
Finally, the device is destined for a circuit, where processing variations are inevitable.
This chapter fills in the details of the process flow that was outlined in the last
chapter (Fig. 5). Of noteworthy importance is the introduction of CAD tools that allow a
device to be described by its cross-sectional physical characteristics. Then, its electrical
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DEVICE
2-D device simulation
FIELDAY
2-D Y-parameters
I
3-D S-parameters - f fm
_ _ _ fax
extract equivalent
circuit model
EESOF
fUP fmax =f(Rg, Cgd, Rout,...)
Fig. 6: Block diagram denoting detailed simulation covered in Chapter 3.
characteristics can be simulated. Additionally, the critical parasitics of the third dimen-
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sion are added into the model. These virtual devices may be seemlessly substituted in the
place of fabricated devices in our examination (Fig. 6). Following that, from these results,
an equivalent circuit model can be extracted so that the trends of fmax may be estimated
with respect to the various device parameters.
3.1 Two-dimensional high-frequency device simulation
To aid in this analysis of fT and fmax, I will be using "FIELDAY," a simulator that
solves Poisson's equation and preserves current continuity to model the two-dimensional
electron transport within a device. This basically involves using a drift-diffusion approxi-
mation. This powerful software tool allows for a specification of different device struc-
tures with unique doping profiles. FIELDAY can perform DC simulations to obtain I-V
characteristics, as well as perform AC simulations to generate small-signal data, such as
the conductance and capacitance characteristics for each terminal. These results may then
be compiled to generate the two-port admittance parameters.
In general, we will be modeling n-type MOSFETs with gate lengths of 0.1 gm, of
which we have experimental data to compare against. Figure 7 shows FIELDAY simula-
tion current-voltage characteristics plotted along with those of a experimental device. The
two match fairly well. The fabricated devices, upon which the models are based, will be
described in greater detail in the next chapter.
0.9 6
0.8 Lg = 0.1 m - Lg = 0.1 m
0.7- Wg = 10 m Wg = 10 lm
0.6 Vd s = 0.05 V 4 Vds = 1.5 V
E0.5
3
0.4
0.3 2
0.2
o FIELDAY 1 FIELDAY
0.1 o experimental o experimental
0 0.5 1 1.5 0 0.5 1 1.5
Fig. 7: Experimental and corresponding simulated FIELDAY IV characteristics.
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3.2 Extension from 2-D to 3-D
FIELDAY produces two-port small-signal data based on a two-dimensional cross-
sectional view of a device. For evaluating the operation of the device under DC condi-
tions, the results can just be multiplied by the appropriate width. For analyzing the device
under AC conditions, we need to include the gate resistance in the model. To do this,
MATLAB, a software package used for mathematical manipulation, is utilized to extend
the device into the width direction with the proper gate resistance.
First, the Y-parameter matrix is scaled according to the width of the device. Then,
the gate resistance can be lumped into a discrete element and added to the two-port net-
work obtained from the device simulator, by the method described in [6]. A better
approach is to more accurately model the device by distributing the gate resistance, as
shown in Fig. 8 [7]. Then, new two-port parameters may be taken from this 3-D device to
calculate fT and fmax-
2-port Y-parameter
Rg' matrix scaled to
partition width
gtpr , partition widthv
2-port Y-parameter t r
matrix scaled to
Rg" partition width
Rg = Rg/n
Source
Fig. 8: Modification of Y-parameter matrix to include distributed gate resistance with n partitions.
Figure 9 shows the impact of distributing the gate resistance on fmax and fT. At ten
gate partitions, fmax reaches approximately 95% of its final value. On the other hand, fT is
unchanged with respect to the number of gate partitions since it is independent of the gate
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resistance. All simulation results reported here use a distributed gate resistance model,
when appropriate.
100
90
N 80
I ..... 0 - --------
o 70
0)
- 60-
50 - f
f T
max
40
0 10 20 30 40
Number of partitions
Fig. 9: fmax versus number of gate partitions in distributed model.
3.3 Extraction to a small-signal circuit model
To aid in device design, a small signal equivalent circuit model can be created from
a set of device Y-parameters (Fig. 10). EESOF Series IV Communications Suite, a soft-
ware program, is used to compute elemental values of the circuit so that its Y-parameters
closely match those of either a FIELDAY simulated device or an experimental device.
This optimization is performed in the range of 1 to 20 GHz and must be individually com-
puted for each desired bias point. The model then may be subjected to a sensitivity analy-
sis to determine which parameters dominate the behavior of fmax and fT. This will be
useful in assessing what changes to the device, if any, are necessary for high-frequency
operation.
In matching the circuit to the simulation data, we achieve a great degree of success
(Figs. 11, 12). Overall, the parameters match to within 5%. Similar results are obtained
when matching the circuit Y-parameters to those from an experimental device. This will
be shown in the chapter 5, when discussing the differences between bulk and SOI devices.
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Rg, Rg/n
V gd Rd
Rgs gs V Rout Cds Cdb
Ri
Rs Rsub
Fig. 10: Small-signal equivalent circuit model with distributed gate resistance containing n partitions.
3.4 Verification of models with respect to frequency dependency
To verify that the FIELDAY simulations accurately reflect device characteristics,
we compare its Y-parameters with those taken from an actual device (Figs. 13, 14). The
fabricated device has an effective channel length of approximately 0.09 gm and consists of
10 fingers, each 10 gm long. The gate and drain terminals are both biased at 1.8 V. Given
the difficulty of estimating the doping profile, the model does a reasonable job of matching
to the experimental results.
The major discrepancies exist in comparing the real parts of Y21 and Y22
(Re Y 21 i and Re Y2 2 , respectively). Since Re Y 2 1 } is related to gm, this difference can
be attributed to differences in channel length between the model and the actual device.
The simulated device has a shorter effective channel length and, therefore, a higher gm
Re {Y2 2} is related to the output conductance (1/Rout). The simulated device has a higher
output resistance, which is most likely due to the inaccurate model of the doping profile.
Overall, the model yields an fT which is within 10% and an fma which is about 25%
higher than experimentally seen.
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[GHz]
1 10 20 1 10 20
frequency [GHz] frequency [GHz]
Fig. 11: Simulated FIELDAY and corresponding small-signal equivalent circuit model Y-parameters.
Results:
45
3 f, a simulation
0 circuit fT, sim = 84 GHz
fmax, sim =87GHz
30 fT fT, circuit = 81 GHz
Sfmax, circuit = 85 GHz
cu 20
15
10
1 10
frequency [GHz]
Fig. 12: fT and fmax for devices depicted in Fig. 11.
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j gs - V' ' '
E6 E
4 Im Wg = 20 x 5 pm
-2.5- Lg,exp = 0.09 gm
2 -3
0 simulation
Re { Y11  -3.5 o experimental
-2 -41 10 20 1 10
frequency [GHz] frequency [GHz]
80 14
E simulation
6q -o ex12a o experimental
20 8 Re { Y 22 }
E IE
-20- 4 --
Im{Y211 V- o- -e;
-40 simulation 2.- 
-0r
o experimental 
431. Im {Y221
1 10 20 01 10 2
frequency [GHz] frequency [GHz]
Fig. 13: Experimental and corresponding simulated FIELDAY and MATLAB model Y-parameters.
1 10 100 1 10 1
frequency [GHz] frequency [GHz]
Fig. 14: fT and fmax for devices depicted in Fig. 13.
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o simulation
o experimental
fmax, si = 74 GHz
fmax, exp 59GHz
This reasonable correlation of simulation to experimental results partially validates
the FIELDAY model. The width and distributed gate resistance construction will be com-
pared to experimental width dependencies in the following chapter. There, we will show
that this modeling is also reasonably accurate.
3.5 Verification of models with respect to drain current dependency
Furthermore, we can examine the behavior of fT and fmax with respect to different
bias points. Figure 15 shows experimentally measured fT values as a function of increas-
ing drain current. For this measurement, the drain potential was held at 1.5 V, while the
gate was ramped from 0 V to 1.5 V. These are different devices than those shown in Fig-
ures 13 and 14.
There are a few salient features to these curves. First of all, the peak fT occurs just
above the threshold voltage, where the maximum gm is. This peak occurs here despite the
fact that this is a region where the gate-source capacitance is relatively high, since the
device is at the onset of inversion. This indicates that fT is more sensitive to gm with
changing Vgs. After this crest, fT gently roll-offs with increasing gate voltage. This is
explained by noting that gm is decreasing due to mobility degradation caused by the
increasing vertical electric field.
Figure 15 also shows the simulated drain current dependence of fT. fT is lower
than measured; however, all of the same trends are present, if not exaggerated in the sim-
ulation. By using a vertical-field dependent mobility model, we observe a peak in fT. On
the other hand, there is no peak in fT if a constant mobility model, which is independent of
vertical electric field, is substituted into FIELDAY. Instead, fT monotonically increases
with higher gate voltages without levelling out.
fmax exhibits a slightly different behavior, though similar in shape (Fig. 16). Since
it is directly proportional to fT, this is not unexpected. The major difference is that, due to
a small Early voltage, the output resistance varies over different gate biases, meaning that
Rout increases with decreasing gate voltage. Therefore, the peak fmax should occur at low
gate voltages. From the experimental results, we see that the peak occurs at a lower drain
current bias than does the maximum fT. Again, FIELDAY confirms this behavior; with
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the constant mobility model, there is no peak fT, yet the peak fmax still occurs at low bias
currents.
Lg,exp = 0.09 tm
Wg = 20 x 5 gm
Vds = 1.5 V
-- E simulation
G--- experimental
0 10 20 30 40
Id [mA]
50 60
Fig. 15: Comparison of experimental and simulated fT dependence on drain current.
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Fig. 16: Comparison of experimental and simulated fma dependence on drain current.
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3.6 Conclusion
This chapter presented a simulation environment that begins with a structural
description of a device and ends with an equivalent circuit model of the device. This
encompasses a device simulation and a mathematical implementation of a distributed gate
resistance. The resulting Y-parameters are then used to calibrate a circuit model. Now, we
are finally in a position to investigate how individual parasitic components of a device
affect fma. This is the basis for examining ways of increasing fmax.
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Chapter 4: Determining factors of fmax in bulk MOS-
FETs
In this chapter, we will quantify the influence of the various device parameters on
fmax. We will make use of experimental data of sub-tenth micron NMOS devices and a
small-signal equivalent circuit model derived from device simulations (with estimated
gate resistance).
We will begin by examining where, in terms of fT and fma, device scaling has
brought us and what improvements we may expect in the future. Then, we examine the
width dependency of fT and fmax. Finally, we try to narrow the gap in values between fT
and fmax by adjusting the gate resistance, overlap capacitance, and output resistance of the
MOSFET.
4.1 Scaling trends of fT and fmax
Primarily because of device scaling, we are in a position to consider the silicon
MOS transistor as a viable candidate for high-frequency operation. Its high fT's of over
100 GHz for the tenth-micron generation of devices certainly show promise for operation
in the Gigahertz range. However, its relatively low fmax is a concern for 0.18 gm technol-
ogy [8].
Will this problem solve itself as we continue to scale devices further? As shown
experimentally in [9], fT is inversely proportionally to the square of the channel length
(Lg) for longer channel lengths, but this dependency begins to saturate as Lg approaches
0.1 gtm. Figures 17 and 18 show reported values of fT and fmax for n-MOSFETs, dating
back to 1991 [5, 8, 10-24]. As channel lengths get smaller, fT is increasing. On the other
hand, fma is not improving. Clearly, fT is not the problem; people seem to know how to
make silicon devices with high fT's. Therefore, we will focus our attention on understand-
ing and improving fmax in silicon MOSFETs.
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Fig. 17: Experimentally reported numbers for fT for silicon MOSFETs, since 1991.
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Fig. 18: Experimentally reported numbers for fm. for silicon MOSFETs, since 1991.
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Our device simulations show the scaling trends which correspond to what is exper-
imentally seen. For these simulations, only the gate length is scaled; all other features,
such as the gate oxide and threshold voltage, are kept constant. The general 1/Lg2 depen-
dency of fT is reproduced for long gate lengths. Furthermore, the simulations indicate that
the curve will deviate slightly from this trend near channel lengths of 0.1 jgm. It should
approach a 1/Lg dependency due to velocity saturation effects. Figure 19 indicates that
fmax is inversely proportional to Lg at longer channel lengths and dramatically saturates at
the tenth-micron regime. The dissimilar dependencies on Lg indicate that as we scale
devices beyond 0.18 gim, the problem of low fmax will only continue to get worse. There-
fore, we will target a 0.1 jim NMOS device and examine which parasitic elements of the
transistor are primarily responsible in determining fmax.
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Fig. 19: Simulated fT and fma dependence on Lg.
4.2 Description of fabricated device technology
The technology available for analysis was an NMOS process with an effective gate
length of approximately 0.1 jim and a gate oxide that is 27A thick. The gate, source, and
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drain regions were silicided using a self-aligned process (Fig. 20). In addition, shallow
trench isolation (STI), retrograde channel doping, and shallow junction implants are
employed. A typical I-V curve for one of these devices is shown in Fig. 21.
silicide
shallow junction implant
retrograde channel
doping
thin gate oxide
STI
Fig. 20: Cross-sectional view of NMOS device.
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Fig. 21: Experimental Ids vs. Vds.
4.3 Effects of gate resistance
Since the improvement in fT outpaces that of fmax as devices get smaller, low fmax
will continue to be a problem at shorter lengths. We look to the analytical expression of
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fmax (Eq. 5) for methods of improving fmax. First, this equation can be simplified by real-
izing that, oftentimes, in a MOSFET, Rg >> Rs + Ri (Eq. 6). Then, the following expres-
sion is valid:
f max fT (6)
R
2 R + 2rfTCgdRg
Rg >> Rs + Ri
For example, a 0.1 gim device with a width of 5 gm and titanium silicide on its gate (resis-
tivity approximately equal to 10Q/0 ) has an effective lumped gate resistance of about
200 Ohms, a source resistance of 40 Ohms, and a channel resistance of 1 Ohm. Under
these conditions, Eq. 6 is a good approximation for fmax.
This equation reveals that the gate resistance plays a very important role in deter-
mining fma. Explicitly, this means that:
fmax 1g (7)
R > Rs + R,
Therefore, the use of different gate materials will have a direct impact on fmax. Different
simulations with silicides of 2, 10, and 25K2/0 are indicated on the graph in Fig. 22. By
switching from titanium silicide (100/0 ) to tungsten silicide (202/E), we can theoreti-
cally gain a 1 /~2 = 2.2x improvement in fmax. With an even lower resistivity, a metal
gate has the potential to be of even greater benefit.
Another simple method of reducing the gate resistance is to decrease the width of
the device. By doing this, we will also decrease other parasitics, namely the overlap
capacitance and output conductance (1/Rout), that detrimentally affect fmax. On the other
hand, fT is relatively independent of width since the width dependence of gm, Cgs, and Cgd
cancel one another in Eq. 4. For appreciable widths where Rg >> Rs + Ri, fmax is inversely
proportional to the width (Fig. 23). This can be inferred from Eq. 6 by noticing that, at a
given bias point, Rg and Cgd are proportional to width, Rout is inversely proportional to
width, and fT is independent of width. This suggests that both terms in the denominator of
Chang 34
Eq. 6 vary as Wg2, so that overall, fmax is inversely proportional to Wg.
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Fig. 22: Simulated dependence of fT and fmax on gate resistance.
Scaling the width will decrease the amount of drain current, which may be unde-
sirable. Therefore, one can instead use multiple fingers, each having a shorter finger
length, and conserve the total width. If we assume that each finger is identical and that the
overhead wiring parasitics are negligible, then fmax is only dependent on the parasitics of a
single finger. This can be shown if we associate a two-port Y-parameter network with
each finger and place the two-port networks in parallel with one another. This is equiva-
lent to the Y-parameters of a single finger that are scaled by the number of fingers. After
converting to S-parameters, this scaling factor then essentially drops out when computing
fmax using Eq. 2.
The fT and fmax width dependencies are confirmed by experimental data compar-
ing a device having 20 fingers, each 5 gm wide, against a device consisting of 10 fingers,
each 10 gm wide (Fig. 23). Both transistors have similar fT's of roughly 120 GHz, but the
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20 x 5 gm device has a fma of 70 GHz, while the 10 x 10 gm device has a fmax of 35 GHz.
Furthermore, by using a 3 gm wide device, simulations predict that one can obtain a
device with both fT and fmax that are approximately equal at over 100 GHz.
But, one cannot push fmax infinitely high by using a very short width; in the limit
of width reduction, fmax levels off because Rg is no longer much greater than Rs + Ri.
According to Eq. 5, as the width decreases and the value of the gate resistance approaches
that of the source resistance, the source resistance becomes the limiting factor. More
explicitly,
(8)lim f max =fTwY R0
where Rs' and Rout ' denote the source and output resistances per unit width, respectively.
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N
I
0
100
E
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Fig. 23: Simulated dependence of fT and fmax on width (with experimental data points labeled).
For example, Figure 23 also demonstrates that our fabricated devices, which have
an approximate gate resistivity of 10U/0 , should not show any further improvement in
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fmax by decreasing the width below 0.5 microns. This breakpoint occurs at different
widths, according to the resistivity of the gate material.
This poses somewhat of a problem; for applications that require large amounts of
currents, wide devices are used; however, as we have seen, this is harmful to fmax. To a
certain extent, one may, as mentioned before, use many parallel fingered devices. Then,
the problem becomes one of creating a layout that is free of timing problems and mini-
mizes wiring parasitics.
In addition to a practical limit on the amount of current, there is a constraint on the
maximum drain voltage that may be used. A voltage placed across the gate oxide which is
too large will induce breakdown. This breakdown voltage for silicon MOSFETs is low;
for a 0.1 gtm device, the maximum voltage that can be placed across the oxide without per-
manent damaging it is around 2 V. This will limit the power performance of the device.
Bipolar and GaAs devices, with their higher breakdown voltages, have an advantage in
this respect. These results suggest that silicon MOS devices may be more appropriate for
low-power/low-noise applications.
In light of this, drain engineering which increases the breakdown voltage of the
device may prove beneficial. For example, one may make use of a DMOS structure which
increases the drain resistance to accommodate higher voltages. The advantages and disad-
vantages of this structure will be discussed later in this chapter.
4.4 Effects of Rout and Cgd
Following the gate resistance, the most important factors of fmax are the output
resistance and the overlap capacitance. This is readily seen upon examination of Eq. 6;
assuming that Rg >> Rs + Ri and then factoring out Rg leaves two distinct terms in the
denominator: one is 1/Rout and the other includes Cgd. This second term may be simpli-
fied, by substitution of Eq. 4 for fT:
Cgd (9)
Cg s + Cgd
Then, we can compare these terms to find out which is larger and will dominate the behav-
ior of fmax. We can focus our attention on Rout and Cgd, since Cgs and gm are largely fixed
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by the channel length.
As the output resistance increases from 0 to 2 k, fT increases by about 50% and
fmax increases by about a factor of three from 20 GHz to 60 GHz (Fig. 24). In this figure,
it is also apparent that even though fT is ideally independent of Rout , as the value of Rout
approaches that of the drain resistance (Rd), fT rolls off. This is due to the fact that Rout
begins to shunt an appreciable amount of current from the drain terminal. Though fmax is
roughly proportional to fT, it is not solely because of the change in fT that fmax is depen-
dent on Rout. Normalizing fmax with fT by plotting fmax/fT against the output resistance,
we see that fmax has its own dependency on Rout (Fig. 25).
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Fig. 24: Simulated fmax dependence on Rout.
Turning our attention to the overlap capacitance, we see that fT and fmax decrease
with larger Cgd (Fig. 26). Again, normalizing by fT shows that fmax is independently
affected by the overlap capacitance (Fig. 27).
The relative importance between these two parameters, Rout and Cgd, is dependent
on the values for each. In Fig. 28, we place Cgd/Cgs on the x-axis and Rout on the y-axis
and plot the contours of constant fmax. This gives an idea of how much, for a given Rout
Chang 38
x, 0.4
E
0.3
0.2
0.1 W = 5 m
Lg = 0.1 gm
0
0 2
Fig. 25: Simulated fmax/fT dependence on Rout.
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Fig. 28: Simulated trade-off between R t and Cgd for constant fmax using equivalent circuit model
(Fig. 10), where V, = 0.7 V, Vds = 1.5 V, Lg = 0.1 pm, Wg = 5 pm.
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and Cgd, we must change one parameter in order to remain at the same fmax due to a small
change in the other. At low values of Ru t, the contours of constant fmax are almost hori-
zontal, implying that a small change in Rout requires a drastic change in Cgd to maintain
the same level of performance. Here, Rout clearly dominates the behavior of fmax. For
higher values of Ru t, the contours are much steeper, and Cgd has a stronger effect. Our
experimental devices lay somewhere in the intermediate region, so minimizing Cgd will
have a similar performance boost as improving Rout for the 0.1 gum generation.
The plot for constant fT is shown in Fig. 29. Here, Rout only factors in when its
value approaches that of the drain resistance.
10 0
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I device
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Fig. 29: Simulated trade-off between Rout and Cgd for constant fT using equivalent circuit model (Fig.
10), where V., = 0.7 V, Vd, = 1.5 V, Lg = 0.1 pm, Wg = 5 m.
After normalizing to fT, the plot for constant fmax/fT is shown in Fig. 30. Clearly, both the
output resistance and the overlap capacitance are important in fmax
4.5 Verification of the predictive power of analytical expression for fma
At this point, we can pause to check if the fmax formulation (Eq. 5) predicts the
observed behavioral dependencies. Instead of varying the element values inside of the
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Fig. 30: Simulated trade-off between Rout and Cgd for constant fmNT using equivalent circuit model
(Fig. 10), where V. = 0.7 V, Vds = 1.5 V, L = 0.1 pm, Wg = 5 pm.
equivalent circuit model schematic, measuring the S-parameters, and extrapolating to find
fman, we can take the values from one circuit, plug them into the formula, and directly
compute fmax
100 100k 6.1 R1
g 9
100k
Fig. 31: Side-by-side comparisons for fT and f.a dependence on Rg. Equation 5 is used to generate
the plot on the left, and the equivalent circuit model is used to generate the plot on the right.
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A comparison between the dependence of fmax and fT on gate resistance is shown
for both the analytical equation and the circuit model in Fig. 31. The plot generated from
the equation shows very close correlation to that of the circuit.
In Fig. 32, the predictions of the analytical equation are plotted alongside the
results of the circuit model for the fmax dependence on the output resistance for different
overlap capacitances. The results are remarkably accurate despite the fact that the equa-
tion omits any dependency on drain resistance or a distributed gate resistance. Instead,
one must estimate an effective lumped gate resistance. The end results show that, given
the correct values of the circuit elements, the analytical equation can be a powerful tool for
making predictions regarding fmax.
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One method of improving 0.76max is to use drain engineering. A reduced drain exten-fF20* 9 . F 1 20 + Cgd= 0.76 fF C gd= 1.52 fFCgd=1.14fF Cgd=.9 F * Cgd=1.14fF V Cgd=l.9OfF
sion doping concentration -- Lightly Doped Drain (LDD) -- will improve R by reducing
Rdrain depletion wi th is larger for similar Vgd. Indeed, a circuit extraction of a FIELDAYFig. 32: Side-by-simulation of de comparisons for fasym dependence on Ruc, with Cgd as a parameter. Equation 5
is used to generate the plot on the left, and the equivalent circuit model is used to generate the
plot on the right.
4.6 Drain engineering
One method of improving fa,, is to use drain engineering. A reduced drain exten-
sion doping concentration -- Lightly Doped Drain (LDD) -- will improve Rout by reducing
the channel length modulation. It will also improve the overlap capacitance, since the
drain depletion width is larger for similar Vgd . Indeed, a circuit extraction of a FIELDAY
simulation of device with an asymmetric LDD structure shows that Rout improves by a
factor of 2, while the overlap capacitance is reduced by 33%. A side effect is that gm also
decreases by 45% as a result of the longer effective channel length. Once these values are
Chang 43
Vgs = 1.5 V
Vds = 1.5 V
Wg = 20 x 5
0 bulk
o LDD
gum 0 DMOS
| |
1.5 2 2.5 3 3.5
Ion [mA]
Fig. 33: Simulated comparison of fT for bulk, LDD, and DMOS structures, normalized by drain cur-
rent.
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Fig. 34: Simulated comparison of fm. for bulk, LDD, and DMOS structures, normalized by drain
current.
normalized to their drain currents, fT and fma both show roughly a 15% increase in value
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over conventional devices (Figs. 33 and 34).
Alternatively, one a can use a DMOS structure -- a device with a very large drain
area (Fig. 35). This structure increases the breakdown voltage of a device by causing a
voltage drop across the drain resistance rather than across the gate oxide. As mentioned
before, neither fT nor fmax give much information regarding breakdown voltage of a
device. After normalizing to the drain current, the DMOS device offers an increase of 9%
in both fT and fmax over the conventional bulk device (Figs. 33 and 34).
Fig. 35: Cross-sectional view of DMOS structure (not to scale).
One may argue that the increase in fmax is due to the increase in fT, since the per-
cent increase in each is the same. However, as Fig. 36 demonstrates, for comparable fT's,
the LDD and DMOS show modest improvement in fmax over conventional devices. These
structures help increase the fmax/fT ratio (dotted line on Fig. 36). The immediate goal is to
create devices that lie on or above this line, and as far to the upper right as possible. How-
ever, alternate criteria, such as breakdown voltage, must be carefully weighed before mak-
ing a final judgment on the worth of these devices.
4.7 Conclusion
As channel lengths of MOS devices continue to shrink, fT will continue to
increase, but, at a reduced pace. The slope of fmax with 1/Lg, which is less than that of fT
to begin with, is hurt even more as devices are scaled. To improve fmax, one must, most
importantly, minimize the gate resistance. Next, one can decrease the overlap capacitance
and increase the output resistance, the impacts of which depend on the relative values for
each. For the 0.1 gm generation of devices, Cgd and Rout are equally significant in influ-
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Fig. 36: Simulated comparison of fma vs. fT of bulk, LDD, and DMOS structures.
One way of addressing the low fmax issue is to use drain engineering to improve
the output resistance and overlap capacitance. A lightly-doped-drain structure best
achieves this. In the next chapter, we will alter our MOSFET even more by using a buried
substrate. Then, we can evaluate whether SOI and its lower junction capacitance offers
any high-frequency performance assistance.
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Chapter 5: fmax in bulk and SOI devices
So far, we have analyzed the impact of parameters such as output resistance, over-
lap capacitance, and gate resistance on fma. Now, we apply this knowledge about the
trends of fmax to evaluate the relative high-frequency performance of two different device
structures, a conventional bulk and a silicon-on-insulator (SOI) device. In this context, the
relevance of junction capacitance (the drain-to-bulk capacitance, Cdb) to fmax is evaluated.
5.1 Background
Recently, the role of silicon MOSFETs in the field of microwave applications has
sparked interest for their enticing potential of offering high performance at lower cost [8].
At the same time, SOI devices have been touted for offering faster switching speeds over
conventional bulk devices [25]. These two parallel developments naturally arouse inquiry
into whether silicon-on-insulator (SOI) can provide improved high frequency perfor-
mance. With our understanding of fmax, we are in a good position to perform a detailed
comparison between bulk and SOI devices for microwave applications.
5.2 Experimental observations
To address this issue, we have fabricated an SOI and a bulk device using identical
processing steps. The channel lengths for these devices, which were extracted using a
shift-and-ratio method, show close correspondence: the bulk device has an effective chan-
nel length of 0.0922 gm, while the SOI device has an effective channel length of 0.0919
gim. In addition, both devices have 20 fingers, each 5 jim long. At a drain voltage of 1.5
V, these devices have similar peak fT's, 141 GHz for the bulk device and 137 GHz for the
SOI one, but SOI has a lower peak fmax of 63 GHz compared to the 80 GHz fmax of the
bulk counterpart (Fig. 37). The difference in fT is too minor to account for the 20% lower
fmax of the SOI device.
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Fig. 37: Comparison of experimental fT and fmax of bulk and SOI devices with respect to drain cur-
rent.
There are two possible sources for this difference in fmax: the lower junction
capacitance and the floating body effect. Intuitively, we would guess that lower junction
capacitance would, if anything, help fmax. In the next section we will analytically examine
the impact of Cdb on fmax
5.3 Qualitative impact of junction capacitance on fmax
Though reduced junction capacitance is important is digital applications, does it
bring increased performance at high-frequency? At DC, the electrical characteristics of
the bulk and SOI devices are basically identical; both exhibit the same current-to-voltage
relationships. To compare their AC characteristics, we must delve into the details of fT
and fmax-
The analytical formulas for fT and fmax (Eq. 4, 5) offer no hint of the impact of the
junction capacitance since these equations have no explicit dependency on Cdb. This may
be because these formulas are based on a small-signal equivalent circuit model which is
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too simplistic (Fig. 4).
This model suggests that fT should be independent of drain-bulk capacitance, since
the drain terminal is shorted to ground (the source) when calculating fT. Thus, both Rout
and Cdb are shorted out. Likewise, in fmax, Cdb is negated since the output is conjugately
matched.
Gate Rg Cgd Rd Drain
+ H-
Rgs V Cgs
gmV Rout _ Cdb
Ri
Rs
Source
Fig. 38: Circuit model which includes parasitics source, gate, and drain resistances.
After using a more complete model (Fig. 38) which includes the drain resistance,
this is no longer the case. The drain resistance creates a current divider when the drain ter-
minal is shorted to ground. This does not appreciably affect fT when the output imped-
ance of Rout and Cdb is sufficiently larger than Rd. However, this effect may become more
pronounced at shorter channel lengths, since the Rout-to-Rd ratio likely suffers, due to
inadequate scaling of the drain extension depth and doping concentration.
Similarly, Cdb will shunt current from the drain terminal and lower fT. This para-
sitic causes the current gain-versus-frequency slope to deviate from an ideal slope of 20
dB/decade. An additional breakpoint is introduced when 1/(coCdb) = Rd. Since Cdb is
usually only a few femtofarads and Rd is a few tens of ohms, this pole will be in the tens of
Terahertz, which is well outside the frequency regime which we are concerned.
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Fig. 39: Final circuit model with lumped gate resistance.
5.4 Quantitative impact of Cdb.
To quantify the impact of Cdb on fma, an even more complicated equivalent circuit
is constructed. The presence of a drain-to-bulk resistance (Rsub) is key to increasing the
accuracy of the circuit model in relation to experimental data. The final circuit is depicted
in Fig. 10 and is used as the basis for extracting parameter values. The circuit in Fig. 39 is
similar, but, for simplicity, the gate resistance is lumped into a single element. This sche-
matic is employed to ease explanation and hand analysis.
For device dimensions of 0.1 gim length by 5 gim width, two distinct circuit mod-
els are created to correspond to SOI and bulk experimental devices. The bulk device has a
Cdb of 2.7 fF, and the grounded SOI device has a Cdb of nearly 0 fF. This, by itself, trans-
lates into a difference in fmax of about 10%, as seen from figure 40, which explicitly shows
the relationship between the two metrics, fT and fmax, and Cdb, based on the circuit model.
This fmax dependence on junction capacitance is weaker than either the output
resistance or overlap capacitance dependence. Furthermore, the junction capacitance of a
bulk device is small enough that the move to SOI does not offer much improvement.
Additionally, the substrate resistance has a negligible impact on fT and fmax, as indicated
by Fig. 41.
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Fig. 40: fT and fmax dependence on Cdb, with SOI and bulk values labelled.
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Fig. 41: fT and fa. dependence on Rsub, with SOI and bulk values labelled.
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5.5 Impact of junction capacitance on output impedance
Since the output port is conjugately matched as one of the conditions for fmax, one
would think that the effect of the junction capacitance would be completely neutralized.
This is not true because the junction capacitance also contributes a non-imaginary compo-
nent to the Y-parameters. More specifically, the junction capacitance manifests itself in
the real part of Y22 (Re { Y22 )-
Returning to our simplistic circuit model (Fig. 4), we see that:
1
Y22 R + jo)(Cgd+Cdb) (10)
out
and that, in this case, Re { Y22 } is inversely proportional to only the output resistance.
Once more components are added to the circuit, Re { Y22 } becomes a function of these
other parameters, and the analytical equation must be updated to reflect this change. For
purposes of understanding the repercussions of these new elements, the fmax formula may
be modified by substituting the circuit element Rout with this new 1/Re { Y22 }, in essence,
an effective output resistance. Then, we can probe into Re{Y 22 } to see how Cdb ulti-
mately affects fmax-
Ya Yb Rd  Rd
Gate Drain
I II I aI II I Ya rbl
I II I
Source
Fig. 42: Ya and Yb partitions.
A simplified view of the schematic in Figure 39 may be used to focus on the junc-
tion capacitance. Partitioning the circuit model into Ya, Yb, and Rd (Fig. 42) yields:
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1
Y22 RdII (Ya + Yb) (11)
Ya + Yb (12)
1 + Rd(Y a + Yb)
Now, Re{Y 22 } is no longer simply a function of Rout . Then, considering the drain resis-
tance is approximately 40 ohms, and overall, Y22 is a few tenths of a milliSiemen (in the
frequency range which we are looking at), this suggests that the denominator is close to
unity and that:
Y22 = Ya + Yb (13)
Then, we can write Yb may be in terms of Cdb:
1
Yb =  II jCdb (14)
sub
Thus,
2 2
02 CdbRsub
Re{Yb} 22 2 (15)
1 + 0Cdbsub
Cdb is approximately 2.5 fF, and Rsub is about 500 ohms, so at a frequency of 20 GHz,
02 dR2 = (0.15)2 (16)
This leaves the denominator of Re { Y22 } close to 1, and
Re{Yb} =02 CdbRsub (17)
Finally, we arrive at the following expression:
22
Re{Y 2 2 } = Re{Ya} + 0 CdbRsub (18)
Therefore, Cdb does have an effect on Re{Y 22 }. This is indeed the case; increasing the
value of Rsub or Cdb will increase Re{ Y22 }, which, in turn, decreases the effective output
resistance and reduces fmax. Again, this is only a second order effect, since Ya dominates
over Yb. The magnitude difference in fmax due to a change in Cdb from 2.5 fF to 0.1 fF is
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about 5 GHz.
Up to this point, we have shown the minimal role that the junction capacitance
plays. We have yet to determine the cause of the lower fmax in SOI devices. In the next
section, we will take a close look at the Y-parameters to see if we can determine the cause.
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Fig. 43: Experimental device Y-parameters.
5.6 Experimental Y-parameters
Next, we can examine the experimental Y-parameters and see if we can pinpoint
the reason for the disparity in fmax between bulk and SOI devices (Fig. 43). These results
show close correspondence between the bulk and SOI in terms of Y11, Y2 1, and Y 12. On
the other hand, distinct differences appear in both the real and imaginary parts of Y22. The
Re{Y 22 } of SOI is 50% larger than that of bulk, while the Im{Y 22 } is one-fourth that of
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Lg,bulk = 0.0922 gtm
Lg,soi = 0. 0 9 19 gm
Im({Y 11
[lb_
the bulk device.
Then, we can extract equivalent circuit models for both bulk and SOI devices
(Figs. 44 - 46). These circuits show two major differences: SOI has lower junction capac-
itance, as expected, and lower output resistance.
The lower junction capacitance, as demonstrated previously, should help fmax, if
anything. Thus, we must explain why the floating body effect causes lower output resis-
tance.
10
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Re{Y21}
r IA _ _C=2.M
-20-
-40
-60
1 frequency [GHz]
frequency [GHz]
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Fig. 44: Comparison of bulk experimental and extracted circuit model Y-parameters.
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Fig. 45: Comparison of SOI experimental and extracted circuit model Y-parameters.
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Fig. 46: Comparison of Y-parameters from extracted circuit models for Bulk and SOI devices.
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5.7 Introduction of simulation to explain Y22 disparity.
FIELDAY can be programmed to simulate an SOI device that is ensured to differ
from the bulk device only by the presence of a buried oxide layer; the remainder of the
device structure is identical. This inherent advantage of simulation permits a comparison
of bulk and SOI free from discrepancies due to processing variations in channel length and
doping profile. This is a major problem when trying to compare actual experimental
devices; one cannot easily decouple the performance differences due to processing varia-
tions from those caused by the intentional structural changes. It should also be noted that,
in these particular simulations, impact ionization is not modeled.
FIELDAY simulations faithfully reproduce the relevant trends seen in the Y-
parameters of the experimental bulk and SOI devices (Fig. 47). This re-assures us that
these trends are not due to processing variations and are indeed indicative of a genuine dis-
tinction between bulk and SOI devices. In addition, the degree of correspondence gives us
confidence that we have an adequately modeled the device. The major shortcoming of this
modeling is that the absolute value of the Re { Y22 } is lower than experimentally seen. A
modification to the doping profile to decrease the output resistance would alleviate this
problem. However, for our evaluation purposes, the model does an adequate job of repro-
ducing all the relevant trends.
In terms of our figures of merit, SOI has a slightly higher peak fT with respect to
the drain current, and a lower peak fma (Figs. 48, 49). The experimental devices may
show that the SOI has a lower fT due to self-heating or slight differences in channel length.
In any case, the simulations indicate that fT is approximately the same, while fmax is lower
in SOI devices, as is observed experimentally.
With this credible simulation environment, we are in a favorable position to delve
into the crux of the matter: explaining the difference in Y22 between bulk and SOI and the
influence of this disparity on fma.
First, we will take advantage of another useful property of the simulation. We can
observe and control the potential in different areas of the device that would otherwise be
inaccessible in a real device. For example, in the first device under scrutiny, a contact is
placed just above the buried oxide so that the body of the device is firmly grounded (Fig.
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Fig. 47: Comparison of simulated FIELDAY Bulk and SOI model Y-parameters.
50). This allows the two characteristics of an SOI device to be decoupled; the first com-
parison will demonstrate the effects of the lower drain-bulk capacitance, while the second
comparison will assess the impact of the floating body effect.
5.8 The impact of the floating body effect
Next, the ground contact in the body of the SOI device was removed to allow the
body to float, as is the case in real devices (Fig. 51). However, it is important to note that
no impact ionization is being simulated.
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Fig. 48: Comparison of simulated fT of bulk and SOI devices with respect to drain current.
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Fig. 49: Comparison of simulated fmax of bulk and SOI devices with respect to drain current.
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Fig. 50: 2-port representation of an SOI device with a ground contact just above the buried oxide
layer.
The DC simulation show similar characteristics to those of the grounded SOI.
Examination of the Y-parameters shows that the major difference lies in the real and imag-
inary parts of Y22 (Fig. 47). The discrepancy in Im{Y 22 }, caused by the difference in
junction capacitance, is not of large concern since it will be canceled due to conjugate
matching of the output in calculating f,,. The Re{ Y22 } does not cause any shift in fT,
but does produce a 10% lower fma of 95 GHz in SOI. The equivalent circuit model is
useful in illuminating the reasons for this disparity.
Fig. 51: 2-port representation of a floating-body SOI device.
The extracted circuit for a floating-body SOI device has an output resistance which
is almost two times smaller than that of a bulk device. An initial conjecture at explaining
this observation may be to blame the floating body effect which forward-biases the body.
However, a body raised to a higher potential would produce a higher output resistance, due
to the smaller depletion width near the drain. This is confirmed by simulating an SOI
device with its body potential raised to 0.5 V (Fig. 52). This back-biased device has a
higher Rout than the grounded-body SOI device.
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Fig. 52: 2-port representation of a SOI device with a forward-biased body.
The decrease in output resistance appears to be a result of the floating body's
inability to quickly drain away charge. When a small signal voltage is applied to the drain,
the depletion width increases across the drain-bulk junction (Fig. 53). On the body side,
the majority carriers are pushed away and move into the body. The time it takes to be col-
lected in the grounded source is on the order of microseconds, far slower than the time
allowed in the radio frequency regime. Therefore, the charge remains in the body and
slightly raises its potential. This decreases the threshold voltage and results in higher
drain current. Thus, an overall decrease in output resistance is observed. This explanation
also applies to gm; a small signal voltage applied to the gate will repel positive carriers into
the body, inducing a decrease in the threshold voltage. Again, the drain current increases.
Simulation shows that gm of an SOI device is less than 5% higher than that of a bulk
device.
Since impact ionization is not simulated, the floating body picture is not complete.
With this phenomenon, the body of a device will be further forward-biased. The impact
on the small signal parameters should be minimal since the conduction current should not
generate impact ionization current. In this case, the DC characteristics are modified; the
body would be forward-biased. However, as the back-biased device simulation shows,
Rout only increases by 5% for a 0.5 V body potential.
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Vds
Fig. 53: A closer look at the drain region of an SOI device (circled in the upper cross-section). The
dashed line represents the depletion width edge, which modulates due to the applied small-
signal voltage source, vds.
The results of the set of FIELDAY simulations are summarized in Figure 54 and
Table 2. All measurements are taken at similar drain currents and a drain-to-source
potential of 1.5 V. The floating-body SOI device has a higher Re{Y 22} than the bulk,
grounded SOI, and back-biased SOI devices. In addition, the bulk device shows a higher
Im{ Y22 } than the other three SO1 devices.
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Fig. 54: The Y22 parameters for various FIELDAY simulations.
Table 2: Summary of simulation results for similar drain currents, at Vd = 1.5 V.
fT fmax
bulk 83 GHz 105 GHz
grounded SOI 83 GHz 103 GHz
back-biased SOI, 83 GHz 104 GHz
Vbs = 0.5 V
floating-body SOI 84 GHz 95 GHz
5.9 Conclusions regarding SOI devices
In conclusion, SOI devices have similar fT's to those of bulk devices for devices of
comparable channel length. On the other hand, SOI has a lower fmax due to its floating
body effect. This is mainly due to a decrease in output resistance. Additionally, the drain-
to-bulk capacitance is only a second order effect in fmax. Bulk devices have small enough
junction capacitance such that its impact on fT and fmax is minor.
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Chapter 6: Conclusion
As silicon MOSFET technology that is designed for digital applications continues
to evolve, the prospects for using MOSFETs in the more demanding niche of radio/micro-
wave frequency applications improves. The high-frequency suitability of a device can be
examined by means of fT and fmax, two widely regarded indicators of good high-frequency
performance. Already, there have been numerous reports of silicon MOSFETs with fT's
reaching above 150 GHz. In contrast, fmax in silicon MOSFETs is relatively low. To
address this problem, this work aims to increase understanding of fmax in silicon MOS-
FETs.
In this thesis, I have developed and validated a CAD framework that helps under-
stand which parasitics are of highest importance in influencing the fmax of MOSFETs.
This framework consists of a combination of a two-dimensional device simulation modi-
fied to include a distributed gate resistance and a small-signal equivalent circuit model.
These tools indicate that the gate resistance is of primary importance. The overlap capac-
itance and the output resistance have the next greatest impact on fmax
This work suggests that there are several different methods of improving fmax,
ranging from simple layout modifications to complicated changes in the fabrication pro-
cess. For example, the gate resistance may be decreased by using smaller finger lengths or
by utilizing different gate materials that have lower resistivity. This CAD framework
allows these and other design strategies to be examined and evaluated before device fabri-
cation.
This framework can also be used to identify strengths and weaknesses of different
device structures. One such example, Silicon-on-insulator (SOI), is discussed in detail. It
is found that junction capacitance has little impact on fma. However, the floating body of
an SOI device decreases the output resistance, and consequently adversely affects the
device's fma. Experimentally, an SOI device has a 20% lower fmax than a comparable
bulk device that has undergone identical processing.
The work presented in this thesis provides a deeper understanding of the salient
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These ideas should aid in designing silicon
MOSFETs with high fma.
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issues involving fmna in silicon MOSFETs.
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